




* Embedded system → simple Number of Tasks in same Category.



* Computer (PC) seperate MultiTask

- 1) Teams
- 2) Browser
- 3) Tablet (PC)

Eclipse Embedded systems



* Micro processor

Processor pc


processor

* Can't work alone
Needs RAM


To work
* Power supply *

* Micro Controller


ATmega 32A



* Memory



- * RAM → SRAM / DRAM
- * ROM
- * EEPROM / EPROM
- * Flash
- * Register / cache ✓



	* Volatile Data	* Non volatile Data
Ele on	✓	✓
Ele off	✗	✓

* Volatile RAM / Cache / Registers

✗ DRAM → Can

✓ SRAM → Tr

* Non volatile ROM / EEPROM / Flash

→ ROM

→ OTP ROM

→ Masked ROM

→ EPROM

→ EEPROM

→ Flash ROM

NVRAM

* Hardware

* Software

	SRAM	DRAM
<u>Cost</u>	✓	
<u>Size</u>		✓
<u>Performance</u>	✓	
<u>Power</u>		✓

CD ⇒

OTP

one time programmable
ROM

EPROM

ultraviolet

EEPROM

Electricity

100
[EPROM
EEPROM]

- Flash ROM

Burn


1000,000 / 1000

* processor

Cu → Control unit

Reg file

Alu → Arithmetic Logic unit



* Main steps for processor

- 1) Fetch
Memory
- 2) Decode
Alu
- 3) Execute
Control unit

1) fetch

PC → Address Memory

IR → Value Memory

10101001

2) Decode Alu

Instruction format

3 Bits	3 Bits	2 Bits
op code	op 1	op 2
101	010	01
+	2	1

AND 001
OR 010
Sub 110
ADD 101
Shift 111

= [3] = [110]

3) Execute CU

$$\boxed{\text{Acc} = 3 = 110}$$

0 - 1 / 8 Bits / 2^9



13

-1

* Memory (RAM - - ROM - -)

* Processor (ALU - CU - Reg)

* Fetch - Decode - Execute



* Instruction Set Architecture

RISC

Reduced
Instruction
Set
Architecture

CISC

Complex



U32 $X = 5 \times 3$

Processor Line

CISC → Complex

single line

oooooooo

Clock

16MHz

speed of processor

4 cycles

RISC → Reduced

4 Lines

oooo
oooo
oooo
oooo

each line

↓ clock cycle

CTSC vs RISC

line	<u>1 line</u>	<u>4 lines</u>
clock	<u>4</u>	<u>1</u> cycle
	<u>4</u>	<u>4</u>
		8MBZ

1000 000 4 cycle

0.5 sec

5 hours

Complex

Reduced



* Von Neumann Architecture

Es Architecture

* Harvard Architecture


$$\frac{27}{6} = \left[\frac{9}{2} \right] + \boxed{10 \text{ min}}$$

* DIO


Digital Input output

Atmega32A

→ Voltage Current



* Analog



* Digital





* DIO

Registers

PIN

PORT ✓





4 PORTs

8 pins



8 pin

1 Byte
8 Bits

PORTA
PORTB
PORTC
PORTD

DIRA
DIRB
DIRC
DIRD

PINA
PINB
PINC
PIND

DIRC = 0000 0100;

out / In

while (1) {

PORTC = 0000 0100;

8 MHz

delay_ms(1000);

PORTC = 0000 00000;

delay_ms(1000);